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Abstract- A simple current-fed full-bridge converter (CF-FBC) 
is proposed as prestage for PV microinverter after comparing 
with the existing topologies. A modulation strategy based on the 
CF-FBC with two control freedoms is presented in this paper. 
One freedom is the boost duty cycle, which controls the voltage of 
the PV panel. The power duty cycle is other freedom, which 
controls the voltage in low-voltage-side (LVS). The operational 
principle of the proposed CF-FBC is analyzed. A control strategy 
composing three colosed loops is proposed. The regulator 
parameters are designed based on the small-signals model of the 
converter. The experimental results verify the effectiveness of the 
proposed converter and its corresponding modulation and 
control strategy.1 
Index terms- PV microinverter, current-fed full-bridge 
converter, two control freedoms, DLFCR reduction, resonant 
regulator. 
 
I.  INTRODUCTION 
 
In recent years, various types of inverters used in PV 
generation systems are extensively researched [1] – [4]. PV 
microinverter, whose typical power is 100~300W, has been 
paid more and more attention to due to the following 
advantages: maximum of energy harvest, low cost of mass 
production, plug and play operation, easier installation and 
expansion [5] – [7].  
The most commonly used topologies for PV microinverters 
are based on flyback converter [8] and forward converter [9]. 
The interleaved flyback [10] and forward [11] converters are 
adopted for high rated power. With the increment of 
photoelectric transformation efficiency, the rated power of 
THE PV microinverter becomes larger and larger whose 
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maximum value is upto 500W [12]. More interleaved units 
make The PV microinverter more complicated and more 
expensive, which reduce the competitiveness of the PV 
microinverter. Therefore, the PV microinverters based on half-
bridge[13], current-fed and voltage-fed push-pull[14]- [15], 
current-fed isolated dual-boost[16], various kinds of resonant 
full-bridge[17]-[18] have been proposed to achieve higher 
efficiency and relatively lower cost compared with the 
interleaved topology. 
The requirement of another important performance for PV 
microinverter is that its lifespan must match the lifespan of PV 
panel whose lifespan is normally about 25 years. [19]. 
However, there is power difference between the input-side and 
the grid-side of the PV microinverter. The input-side power 
generating from the PV panel is constant in steady state. The 
grid-side power is determined by the gird voltage and grid 
current and its instantaneous fluctuation range is very large. 
Therefore, an element for balancing energy difference 
between the grid-side and the the PV side must be equipped in 
the PV microinverter [20] – [21]. An electrolytic capacitor 
with large capacitance is usually employed to realize this 
function. It is the most economical method and easy to 
decouple the power difference. However, the PV 
microinverter usually operates in harsh environment, such as 
on the top of building or in barren desert, etc. The utilization 
of the electrolytic capacitor decreases the lifespan of the PV 
microinverter [22]. Compared with the same volume of the 
electrolytic capacitor, the film capacitor has much smaller 
capacitance while with longer lifespan. Larger double-line-
frequency current ripple (DLFCR) component will be included 
in output current of the PV panel if the electrolytic capacitor is 
substituted by the film capacitor with smaller capacitance [23]. 
The DLFCR leads to the decrement of the energy harvest for 
the PV panel [24]. Hence, the DLFCR must be removed by 
proper control strategy [25] or additional active power 
decoupling circuit (APDC) [26] used to store the energy 
difference between the PV panel and the grid. Although the 
method of APDC can effectively reduce DLFCR, it also 
brings the cost and the efficiency to an unacceptable level. 
Therefore, the method of swing DC bus voltage is a more 
feasible solution after adopting the film capacitor with smaller 
capacitance, which requires high performance regulator to 
reduce DLFCR in output current of the PV panel.  
According to the description mentioned above, the purpose 
of this paper is to find a simple topology with a proper control 
strategy for low cost, high efficiency and acceptable current 
ripple level. The existing methods are with some shortcomings 
 
 
for achiving this purpose. In [27], the employed converter is 
the conventional full-bridge converter. The controlled current 
is the inductor current in the output-side and the current in the 
input-side isn’t directly controlled. The satisfactory effect of 
DLFCR reduction can be obtained only if electrolytic filter 
capacitor with large capacitance in the output-side. In [28], 
current-fed dual-half-bridge converter is used as the prestage 
of a two-stages inverter, where the input-side current is 
directly controlled. However, the control strategy is designed 
for fuel cell system. Meanwhile, the control strategy is 
coupling because the output voltage and the input current are 
also regulated by the phase shift angle. In [13], the simplest 
topology is employed in all existing methods. Its voltages in 
the low voltage side (LVS) and the high voltage side (HVS) 
aren’t match well, which results in high current stress. In [29], 
all control objectives have been achieved, but the topology is 
too complicated for the PV micro-inverter.  
In this paper, a simple topology based on current-fed full-
bridge converter as the prestage of the PV microinverter has 
been proposed. There are two control freedoms [30]. One 
freedom is used to control the voltage and current of the PV 
panel. Thus, the maximum power point tracking (MPPT) of 
the PV and DLFCR reduction can be achieved. The other 
freedom is used to control the voltage in LVS, which can 
match the voltage between LVS and HVS. Thus, the current 
stress can be effectively reduced. The experimental results 
verify the correctness of the theoretical analysis. 
 
II.  MOTIVE OF PROPOSED THE PV MICROINVERTER 
A. The performance requirement of the PV microinverter 
The two-stage topology for grid-connected inverter is very 
prevalent among industrial applications. The output filter 
capacitor of the prestage DC/DC converter is selected to 
buffer the power difference between the DC input-side and the 
AC grid side by swinging its voltage. The commonly used 

















Fig. 1. The commonly used structure for the PV microinverter. 
In order to achieve high performance and requirements of 
different commissions, PV microinverter should satisfy the 
following index. 
1) Maximum power point tracking (MPPT) should be 
realized and it is usually achieved by controlling the output 
voltage (UPV) of the PV panel. 
2) It is preferred to use film capacitor with smaller 
capacitance instead of electrolytic capacitor in the 
microinverter due to the short life of the electrolytic capacitor 
and bad working environment.  
3) Smaller capacitance results in large ripple in the HVS of 
the DC/DC converter (UDC) due to the instantaneous power 
difference between the PV-side and grid-side. Proper control 
strategy should guarantee that there is no DLFCR in the output 
current of the PV panel (IPV).  
4) A proper control strategy should be adopted to guarantee 
low current stress of elements and high efficiency. 
5) It is necessary to adopt a structure with relative simple 
topology and low cost. 
 
B. The conventional voltage-fed full-bridge converter 
In [26] - [27], the used prestage DC/DC converter is based 
on the conventional voltage-fed phase-shift full-bridge, as 
shown in Fig. 2(a). The output current IDC is selected as the 
feedback variable. Meanwhile, there is almost no DLFCR 
component in IDC through proper control strategy. Hence, 
there is no DLFCR in IDC and it can be expressed as (1) if 
high-frequency components over switching frequency are 
neglected. 



















































































Fig. 2. Three types of prestage converter for PV microinverter: (a) 
conventional voltage-fed full-bridge in [26] and [27], (b) current-fed boost-
half-bridge in [13], (c) current-fed full-bridge in [29]. 
 
The input current Iinv of poststage inverter can be expressed 
as (2) if unity power factor is obtained in grid-side. 





                       (2) 
 
 
Where, P is the output power of the microinverter, UG and ω 
are the voltage RMS value and the angle frequency of the grid, 
respectively. The HVS capacitor CDC is required to buffer the 













             (3) 
Where, UDC1 is mean value of UDC. There is a double line-
frequency component in HVS voltage. Thus, the power from 
the input-side is expressed as (4). 
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      (4) 
The fluctuation of input-side power results in the DLFCR in 
the input current IPV. From (3), the electrolytic capacitor must 
be equipped to reduce double line-frequency component in the 
HVS voltage and ripple power in input-side. Therefore, it is 
hard to satisfy the 2nd requirement mentioned in A-part of 
Section II. 
 
C. The current-fed Boost-Half-Bridge 
A type of current-fed boost-half-bridge is presented in [13], 
as shown in Fig. 2(b). There is no DLFCR in IPV if boost 
inductor current Iin is selected as feedback variable and 
resonant regulator is adopted. However, there is only one 
control freedom, duty cycle of switch S1 or S2, of the 
converter. The sum voltage across the capacitors C1 and C2 
cannot be controlled, which is varying with different output 
power of the the PV panel. It results in difficulty of current 
stress optimization. So, it is hard to satisfy the 4th requirement 
mentioned in A-part of Section II. 
 
D. The current-fed full-Bridge converter  
A two-control-freedoms strategy is proposed in [29] and its 
corresponding topology is shown in Fig. 2(c). One control 
freedom is the duty cycle of the AC-side voltage (uAB and uCD 
in Fig. 2(c)) of dual active bridge. The other one is phase shift 
angle between uAB and uCD. The two-control-freedoms make it 
possible to realize MPPT, no DLFCR in the current IPV and 
low current stress. However, the topology is too complicated 
and too expensive for the PV microinverter with low power. 
 
E. The proposed converter and its modulation strategy 
In this paper, a current-fed full-bridge converter, as shown 
in Fig. 3 (a), is proposed as the prestage of the PV 
microinverter. A boost converter is integrated in the proposed 
converter, which contains a boost inductor Ldc, a bridge arm 
composed of the switches S1-S2, and a filter capacitor Cd in 
LVS. The voltage uAB and uCD are AC-side of full-bridge and 
the rectifier, respectively. The modulation method and the 
main waveform for the proposed converter is shown in Fig. 3 
(b). There are two control freedoms in the modulation strategy. 
One is called boost duty cycle Db, which is defined in (5). The 
other control freedom is called power duty cycle Dp and it is 
defined in (6). In fact, Db and Dp are also the duty cycle of S1 
and S3/S4 respectively. 




t t t t
D
t t T
－ －    (5) 








t t tt t t tt
D
t t t t T T
   (6) 
Where Ts is the switching cycle. The output voltage UDC is 
called voltage in HVS in the subsequent paper. The inductor Lr 





























































Fig. 3. The proposed current-fed converter as the prestage of the PV 
microinverter and its corresponding modulation method, (a) the proposed full-
bridge converter, (b) the modulation method for the proposed converter. 
The function of the proposed converter with the modulation 
strategy is equivalent to the combination of a boost converter 
and a full-bridge converter connected in series. The two 
control freedoms mentioned above make it possible to realize 
the same function with the converter in [29]. Most of all, the 
proposed converter is much simpler and cheaper than that in 
[29]. As a result, the proposed topology is fitted for the 
application of the PV microinverter.  
One complete switching cycle can be divided into eleven 
steps. The former three steps are explained in detail as follows. 
The operation condition of the later three steps is symmetrical 
with the former three steps. Fig. 4 gives the commutation step 
diagrams during a switching cycle. 
Step 1 [t0 - t1 Fig. 4(a)]: Before t0, S1 and S4 are ON. The 
current iL is decreasing linearly and the current ir is increasing 
linearly. The rectifier diode D1 is in conduction state.The 
energy stored in Cd is transmitted to the secondary-side of the 
transformer. At t0, S4 is turned off. A resonance between 
buffering inductor Lr and the parasitic capacitors (or external 



































































































































(j)                                                                    (k) 
Fig. 4. The equivalent circuit of the proposed converter in different steps, (a) Step 1: t0-t1, (b) Step 2: t1-t2, (c) Step 3: t2-t3, (d) Step 4: t3-t4, (e) Step 5: t4-t5, (f) Step 
6: t5-t6, (g) Step 7: t6-t7, (h) Step 8: t7-t8, (i) Step 9: t8-t9, (j) Step 10: t9-t10, (k) Step 11: t10-t11. 
TABLE I  SOFT/HARD SWITCHING CONDITION OF ELEMENTS 
 S1 S2 S3 S4 D1 D2 
ON t10 ZVS t4 HS t4 ZCS t10 ZCS t10 ZCS t4 ZCS 
OFF t4 HS t8 ZVS t5 ZVS t0 ZVS t2 ZCS t7 ZCS 
 
terminal voltage of S4 (S3) gradually increases (decreases) 
from zero (Ud). At t1, the terminal voltage of S4 (uS4) is 
equal to Ud and the resonant process is over. Thus, the switch 
S4 achieves ZVS off.  
Step 2 [t1 – t2 Fig. 4(b)]: After t1, the body diode of S3 is 
ON. The voltage uAB=0 and uCD=0.5UDC. The current ir begins 
to decrease. At t2, the current ir=0. So, there is almost no 
reverse recovery loss in body diode of S3 and the rectifier 
diode D1 and we can say that the diode D1 achieves ZCS off. 
Step 3 [t2 – t3 Fig. 4(c)]: After t2, the current ir holds zero. 
Only the current through switch S1 isn’t equal to zero. This 
step is over until t3 when the switch S1 is turned off. 
Step 4 [t3 – t4 Fig. 4(d)]: At t3, S1 is turned off. The body 
diode of S1 undertakes the current flowing through the boost 
inductor iL.  
Step 5 [t4 – t5 Fig. 4(e)]: At t4, switches S2 and S3 are 
turned on simultaneously. The commutation happens 
immediately from the body diode of S1 to S2. So, hard 
switching is received during its ON process. Moreover, there 
 
 
is reverse recovery loss in the body diode of S1. We can say 
that S1 is turned off with hard switching and S2 is turned on 
also with hard switching. After t4, the current iL begins to 
increase linearly and the current ir begins to increase from zero 
with negative direction. Both of the switch S3 and diode D2 
achieve ZCS on. 
Step 6 [t5 – t6 Fig. 4(f)]: At t5, switches S3 is turned off and 
this process is symmetrical with step 1. It isn’t discussed here. 
From the analysis result, the switch S3 achieves ZVS off. 
Step 7 [t6 – t7 Fig. 4(g)]: After t6, the body diode of S4 is 
ON. This process is symmetrical with step 2 and the diode D2 
achieves ZCS off. 
Step 8 [t7 – t8 Fig. 4(h)]: After t7, the current ir holds zero. 
This process is symmetrical with step 3. 
Step 9 [t8 – t9 Fig. 4(i)]: At t8, S2 is turned off. A resonance 
between boost inductor Ldc and parasitic capacitors (or 
external paralled capacitors) of S1 & S2 begin from t8. At t9, 
the voltage uAB= Ud and the resonance is over. In this resonant 
process, the terminal voltage of S2 is increasing linearly. At 
the same time, the terminal voltage of S1 is decreasing linearly. 
So, S2 achieve ZVS off. 
Step 10 & Step 11 [t9 – t10 Fig. 4(j)] & [t10 – t11 Fig. 4(k)]: 
At t9, the body diode of S1 is on. The switches S1 and S4 are 
turned on at t10 simultaneously. The current ir begins to 
increase linearly from zero. Thus, S1 achieves ZVS on. In the 
secondary-side of the transformer, the rectifier D1 starts to 
conduct. Therefore, both of the switch S4 and rectifier diode 
D1 achieve ZCS on. This process lasts until the switch S4 is 
turned off at t11. The next switching cycle starts after t11. 
From the analysis above, the soft/hard switching condition 
can be concluded in Tab. I.  
It should be noted that, the boost duty cycle Db fluctuates 
within a small range around 0.5 due to the fluctuation of the 
PV panel voltage with the weather condition. The fluctuation 
of the low-voltage side voltage Ud in every line-cycle will be 
discussed in Section III. Therefore, the waveform of the 
current ir is not strictly symmetric within a half switching 
period. However, as long as the on-time of S3 and S4 is equal, 
the core of the transformer can operate normally without 
saturation.  
III.  LOW CURRENT STRESS, LOW-FREQUENCY RIPPLE 
REDUCTION STRATEGY 
As mentioned in Section II, a boost converter is integrated 
into the proposed converter. The input voltage of the boost 
converter is the voltage of the PV panel UPV. The output 
voltage of the boost converter is Ud in LVS. The current iL is 







   (7) 
The filter capacitor Cd in LVS also acts the role of energy 
buffering. Its absorbed energy is equal to its released energy in 
every half line cycle. In every switching cycle, there are two 
components in the current id in LVS. One part results from the 
current iL between t0- t3 and it is defined iLd. The other part 
results from the current ir between t0- t1 and t3- t4 and it is 
defined ird. So,  
d rd Ldi i i     (8) 
Therefore, the input power and output power in LVS can be 
obtained according to the product of the id and Ud. 
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 (10) 
According to the expression of the power flowing, every 
control freedom is only related to the corresponding power. It 
indicates that there is no control decoupling between Db and 
Dp. The equivalent circuit of the proposed converter is shown 
in Fig. 5, where the PV panel is viewed as a current source 
paralleled with a resistance. C12 is the equivalent capacitance 
of the series of C1 and C2. The proposed converter can be 
controlled as the conventional structure where an isolated full-
bridge converter follows a boost converter. So, the control 





















































Fig. 6. The control strategy for the proposed full-bridge converter. 
There are three parts in the control strategy. The first part is 
to fulfill the function of MPPT. The reference voltage for the 
PV panel (
*
PVU ) is achieved by MPPT controller. The second 
part is to stabilize the PV voltage and reduce DLFCR by boost 
duty cycle Db where a resonant regulator is adopted. There is a 
voltage feed forward link in the voltage control of the PV 
panel. Its purpose is to shorten the starting time of the 
converter. The voltage control cannot affect the stability of the 
converter. The third part is to control the voltage in LVS to 
match the voltage in HVS by power duty cycle Dp, which can 




IV.  PARAMETER DESIGN OF REGULATORS 
According to the equivalent schematic diagram of the 
converter shown in Fig. 5, the corresponding voltage-current 
relationships for the PV cell side filter capacitor CPV, the boost 
inductor Ldc, and the capacitor Cd in LVS are established, 
respectively. 
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The small-signal state-space equations of the proposed 
converter can be obtained if the disturbances are introduced 
into the expression in (11)-(13) (shown in appendix A). 
Accordingly, the control-to-output transfer functions GUPV_Db 
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Fig. 7 shows the bode plots of GUPV_Db(s) and GUd_Dp(s) with 
different operational parameters, which are shown in Table I 
in Section IV. In Fig. 7, the curves with the symbols ‘△, ○, *’ 
represent the bode-plots achieved by scanning AC-signal with 
PSIM software. We can see that the bode-plots achieved by 
different methods basically coincide with each other, which 

















































































Fig. 7. The bode plot of GUPV_Db and GUd_Dp in different operational condition. 
(a) Bode-plot of GUPV_Db. (b)  bode-plot of GUd_Dp. 
A. Parameter design of voltage and current regulator for the 
PV panel 
The second part of the proposed control strategy in Fig. 6 is 
composed of two closed-loops. The feedback variable of the 
inner loop is the boost inductor current iL. The DLFCR is 
reduced by employing a proportional-integral-resonant (PIR) 
regulator. The feedback variable of the outer loop is the PV 
panel voltage UPV and only a proportional-integral (PI) 
regulator is used to stabilize the PV panel voltage. The 
bandwidth of voltage loop can be low to ensure the robustness 
of the converter because the variation of operation voltage for 
the PV panel is slow when weather changes.  
The control diagram of the dual-loop is shown in Fig. 8, 
where the voltage feed forward link is not shown. It is because 
that the voltage feed forward link is not included in the 
feedback loop path. In Fig. 8, Gv(s) and Gcb(s) are the transfer 
function of voltage outer loop regulator, and the current inner 
loop regulator, respectively. Hr(s) is the equivalent delay link 
of the sample time and feedback filter, which is a first-order 
low-pass filter with corner frequency of 1/4 switching 








































Fig. 8. The control block diagram for the PV output voltage. 
According to the characteristic of the open loop transfer 








s s πs ω
  (17) 
The total open loop gain of the current-loop is shown in 
(18). 
1
( ) ( ) ( )cb r cb
dc
T s H s G s
sL
  (18) 
 
 
Figs. 9 (a) and (b) show the uncompensated and 
compensated bode-plots of the inner boost inductor current 
loop and outer voltage loop, repectively, when UPV=36V and 
P=350W.  
From Fig. 9 (a), the phase margin of current loop is 66° 
after adopting the current regulator in (24). The bandwidth, 
one-decade frequency away at dual-line-frequency (100Hz), is 
1020Hz, which guarantees good dynamic performance of 
current tracking. The gain is high (50.8dB) at dual-line-
frequency (100Hz) because of the introduction of resonant 
regulator, which makes it possible to reduce the DLFCR to a 
proper level in the PV current. 
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So, the total open loop gain of the outer voltage loop with 
the voltage regulator is  
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The voltage regulator is designed as (28). 
50
( ) 0.1vG s
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  (21) 
From Fig. 9 (b), the phase margin of the voltage loop is 
100° and the bandwidth is 30Hz. Although the bandwidth is 
low, it is fast enough to control the PV voltage compared to 
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(b) 
Fig. 9. The bode plot of inner current loop and the outer voltage loop, (a) the 
bode plot of inner current loop, (b) The bode plot of outer voltage loop. 
Fig. 9 only shows the bode-plots when UPV=36V, P=350W. 
It is necessary to verify the stability under different operating 















  (23) 
Thus, the closed-loop transfer function of the current loop 
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The pole-zero locus of the closed the PV voltage loop in Fig. 
10 evaluates the control system stability and performance of 
the proposed converter. The system is always stable in the 
whole operating range since all the poles of the closed-loop 
system are in the left half of s-plane. The pole-zero locus 
shows that the stability is stronger in time of higher PV 
voltage and lower power. 
B. Parameter design of Voltage regulator in LVS 
The voltage in LVS (Ud) can be regulated by the power duty 
cycle (Dp), which can control the power flow from LVS to DC 
bus. The converter can also be normally operated even if the 
voltage in LVS (Ud) cannot be controlled. However, the 
voltage in LVS (Ud) fluctuates with the variation of power. 
There is a large voltage variation of the DC bus (UDC) due to 
the power difference between the PV panel and the grid. The 
unmatched voltage between Ud and UDC leads to the large 
current stress of the elements and the low efficiency of the 
microinverter. Thus, it is necessary to force the voltage Ud to 
follow the varying voltage UDC. This function can be fulfilled 
if the reference voltage Ud is set to be k times of the voltage 
UDC.  
The diagram for controlling the voltage in LVS is shown in 
Fig. 11. In the control diagram, it contains the transfer 
function of voltage loop regulator Gvp(s), transfer function 
GUd_Dp(s) derived in (21), transfer functions GUd_Db(s) and 







Fig. 10. Pole-zero locus of closed transfer function of the PV voltage loop, (a) 
















Fig. 11. The control block diagram for the voltage Ud. 
The impact of transfer function GUd_Db(s) and GUd_UDC(s) 
cannot affect the stability of the closed loop of voltage in LVS. 
Thus, only the effect of the disturbance Dp in the forward 
channel is considered. A modified PI with plugged resonant 
regulator in (26) is given to control the voltage in LVS.  
2 2
350( 160 ) 4
( )
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   (26) 
A zero at 80Hz is designed to ensure that the gain at dual-
line-frequency isn’t too small. A pole at 1200Hz, about half of 
the frequency with natural resonant peak, as shown in Fig. 7, 
is placed to attenuate this peak at low-power condition. 
Moreover, the purpose of the resonant regulator is to realize 
high gain at 2ω frequency so that the LVS voltage is well 
synchronized with the HVS voltage. Fig. 12 shows the 
uncompensated and compensated bode-plots of the voltage 
loop in LVS when UPV=36V and P=350W. The gain at 2ω 
frequency is 36.7dB and the bandwidth of the loop is 1.25kHz, 
which can effectively guarantee that the voltage at LVS can 
quickly track the fluctuation of the DC bus voltage. Therefore, 






































Fig. 12. The bode plot for deigning voltage loop in LVS. 
The pole-zero locus of the closed LVS voltage loop is 
shown in Fig. 13 to evaluate the control system stability and 
performance of the proposed converter with the changes g of 
the PV voltage and the power. We can see that the position of 
the main characteristic roots is almost unchanged unchanged. 
Thus, the stability of the system cannot be affected by the 





Fig. 13. Pole-zero locus of closed loop transfer function of LVS voltage loop, 
(a) P=350W, UPV varies from 25V to 50V, (b) UPV =36V, P varies from 50W 
to 350W. 
V.  EXPERIMENTAL AND SIMULATION VERIFICATION 
In order to verify the feasibility of the proposed converter 
for the PV microinverter, a 350-W PV microinverter prototype 
is built. The parameters and elements model are presented in 
Table II and the PV microinverter prototype is shown in 
Fig.14. 




SPWM DC/AC: 10kHz 
Grid voltage 110 2 sin(100 )t  
PV panel 
Maximum power：350W 




S5-S8: IXFX 55N50 
Filter capacitors 




Ldc:200μH   Lr:13μH   









































































































































































 (c)                                (d) 
Fig. 15. Waveforms of the proposed converter within switching cycle when 
power is 350W. (a) Drive signals for S1-S4. (b) Waveforms of uGS2, uDS2, ir, 











































































































































































































































































































(g)                                (h) 
Fig. 16.  Waveforms of the proposed converter within line cycle with different 
power. (a) Operational waveforms 1 with 100-W power. (b) Operational 
waveforms 2 with 100-W power. (c) Operational waveforms 3 with 100-W 
power. (d) Operational waveforms 4 with 100-W power. (e) Operational 
waveforms 1 with 300-W power. (f) Operational waveforms 2 with 300-W 
power. (g) Operational waveforms 3 with 300-W power. (h) Operational 
waveforms 4 with 300-W power. 
Fig. 15 shows the operational waveforms of the proposed 
converter in steady state when the output power is 350W. The 
drive signals of switches S1-S4 (uGS1- uGS4) are shown in Fig. 
15(a). The realtionships of the phases are same with the 
theoretical waveforms in Fig. 3(a). The waveforms of drive 
signal and terminal voltage of switch S2 (uGS2, uDS2), and the 
current ir and iL are shown in Fig. 15(b). The rising process of 
iL corresponds to the time during which the switch S2 is turned 
on. The current ir always returns to zero at every half 
switching cycle. The waveforms of drive signal and terminal 
voltage of switch S4 (uGS4, uDS4), voltage uAB and current ir are 
shown in Fig. 15(c). The positive and the negative parts of the 
voltage uAB synchronize with the positive direction increase 
and negative direction increase of ir, respectively. It is noted 
that there is a resonant process between the buffering inductor 
and parasitic capacitors of the switches S1-S4 after the current 
ir falls to zero, which results in a gap in the terminal voltage of 
S4 (uDS4). There is almost no power loss during this resonant 
process due to the small resonant current. Fig. 15(d) shows the 
waveforms of the reverse voltage of diode D1 (uD1), the 
voltage uAB, uCD and the current ir. We can see that the positive 
and negative parts of the voltage uCD synchronize with the 
positive part and negative part of ir. The voltage amplitude of 
uD1 is equal to half of the voltage UDC in HVS. 
The waveforms shown in Figs. 16 (a) – (d) are obtained 
when the output power is 100W with the proposed control 
strategy. Fig. 16 (a) shows the waveforms of the voltage in 
LVS (Ud), DC bus voltage (UDC), grid voltage (uG) and current 
ir. There is 2ω frequency voltage ripple component both in 
UDC and Ud, which they are synchronous with each other. It is 
because that the reference value of Ud is k times of UDC, as 
shown in Fig. 6. Although there is a 2ω voltage ripple with 
 
 
20V amplitude in UDC, the DLFCR is well reduced in Fig. 16 
(b), where IL represents the mean value of the current iL. It 
should be mentioned that the waveform of IL is achieved by 
using a second-order low pass filter with a 10kHz cut-off 
frequency. The signal with frequency lower than 1kHz can 
pass through this second-order low pass filter without 
attenuation. Figs. 16 (c) and (d) show the relationship among 
boost duty cycle Db, power duty cycle Dp and the voltage UDC, 
Ud. The boost duty cycle Db reduces with the increment of the 
voltage Ud, which is conformed to the relation in (13). 
The waveforms shown in Figs. 16 (e) – (f) are obtained 
when the output power is 300W with the proposed control 
strategy in this paper. The amplitude of ripple voltage with 2ω 
frequency, about 50V, is larger than that of micro-inverter 
with 100W power in Figs. 16 (a) – (d). The control strategy 
regulates two control freedoms (Db and Dp) with larger ripple 
for obtaining no DLFCR in the current iPV. From the 
waveforms shown in 16 (a) – (f) with different output power, 
it is verified that the proposed control strategy can reduce 
DLFCR effectively. 
The component of DLFCR in IL is less than 4% of the mean 
value of IL from Figs. 16 (b) and (e), which can guarantee that 
the the output power can exceed 99% of the maximum power 
of the PV panel 
[4]
. 














































































































Fig. 17.  Performance comparison among different inner-loop strategies. (a) 
only PIR regulator. (b) PI regulator with LVS voltage link (1/UD). (c) only PI 
regulator. 
In Fig. 8, there are two control links in the inner current 
loop. One is PIR regulator. The other is LVS voltage link 
(1/UD in Fig. 8). In order to verify the function of each control 
link, the following three controller are adopted, respectively. 
① only PIR regulator, ② PI regulator with LVS voltage link 
(1/UD), and ③  only PI regulator. The waveforms in three 
conditions are shown in Figs. 17 (a) – (c), respectively. We 
can see that the waveforms of IL in three conditions all have 
DLFCR component. Both of the resonant regulator and LVS 
voltage link play an important role in DLFCR reduction. 
Compared with the waveforms of IL in Figs. 16 (b) and (e) 
controlled by the proposed strategy, the proposed converter  
The output power of the PV panel is determined by the solar 
irradance, temperature, etc. So, it is random and difficult to 
achieve an obvious power change in a short time. In order to 
observe the MPPT process obviously, a simulation model of 
the proposed PV microinverter has been established by 
Matlab/simulink. Fig. 18(a) shows the simulation results of 





 at 0.2s. The algorithm for MPPT is 
perturbation and observation (P&O) method, which is a simple 
and effective method. The perturbation step is 0.5V for the 
reference of the PV voltage and the perturbation interval is 
0.01s. The tansient time is approximate 0.1s after sudden 
change of the solar irradance. Fig. 18(b) shows the waveforms 
of the DC bus voltage, grid voltage and grid current. Although 
there is a large dual line frequency component in HVS voltage, 
there is almost no DLFCR in the PV output current and with a 





Fig. 18.  Simulation results when there is a sudden change of solar irradance. 
(a) MPPT process. (b) waveforms of DC bus voltage, grid voltage and grid 
current. 
The efficiency curve is difficult to record accurately 
because the output power of the PV panel is affected by 
different factors, such as light irradance, temperature, etc. 
Thus, the constant voltage source is adopted as power supply. 
The curve of input voltage versus power simulates the output 
characterisitic of the PV panel. The achieved efficiency curve 
is shown in Fig. 19. The maximum efficiency is 92.6%. 
 
 

























Fig. 19.  Efficiency curves of the proposed microinverter. 
VI.  CONCLUSION 
This paper proposed a current-fed full-bridge converter as 
the prestage of the PV micro-inverter. A boost converter is 
integrated into the proposed converter without additional 
switches. A two-control-freedoms modulation method is 
presented based on the proposed converter. One freedom is 
used to control the PV voltage and current, where resonant 
regulator is employed to reduce DLFCR due to high gain at 
2ω frequency. The other freedom is employed to control the 
LVS voltage vary with the DC bus voltage, which can be 
realized by a resonant regulator. The current stress of elements 
can be effectively reduced. The parameters of the regulators in 
the proposed strategy are designed according to the small-
signal model of the proposed converter. The experimental 
results verify the effectiveness of the proposed converter and 
corresponding control strategy.  
 
APPENDIX 
State-space equations for the small-signal model of the 
proposed CF-FBH converter 
x Ax Bu             (A-1) 
Where, 
T
L PV dx i U U            (A-2) 
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